A compact functional verification flow for a RISC-V 321 based core

The structure of a functional verification flow used for the design of a RISC-V core is presented. The paper offers a guide on the test-planning used and details of the flow architecture, showing how to integrate the Universal Verification Methodology with the required, reference models, while imple...

全面介紹

書目詳細資料

主要作者:	Molina Robles, Roberto (author)
其他作者:	Solera Bolanos, Edgar (author), García Ramírez, Ronny (author), Chacón Rodríguez, Alfonso (author), Rimolo Donadio, Renato (author), Arnaud Maceira, Alfredo (author)
格式:	article
語言:	英语
出版:	2020
主題:	Functional verification RISC-V 321 UVM System Verilog EDA tools Architecture Test generation Compiler Processor Simulation Coverage Regression Reference model
在線閱讀:	https://hdl.handle.net/10895/1549
標簽:	添加標簽 沒有標簽, 成為第一個標記此記錄!