CMOS level shifters from 0 to 18 V output

A design methodology for level shifters voltage translators, where the output voltage ranges from 0 to 18 V, and the input voltage ranges from 2 to 5.5 V in a 0.6 lm CMOS-HV technology, is presented. This family of circuits have a special interest in the case of implantable medical devices where is...

Full description

Saved in:
Bibliographic Details
Main Author: Gak Szollosy, Joel (author)
Other Authors: Arnaud Maceira, Alfredo (author), Miguez de Mori, Matías Rafael (author)
Format: article
Language:English
Published: 2021
Subjects:
Online Access:https://hdl.handle.net/10895/1553
Tags: Add Tag
No Tags, Be the first to tag this record!