Dependability Evaluation of COTS Microprocessors via On-Chip debugging facilities

This paper presents a fault injection tool and methodology for performing Single-Event-Upsets (SEUs) injection campaigns on Commercial-off-the-shelf (COTS) microprocessors. This method takes advantage of the debug facilities of modern microprocessors along with standard GNU Debugger (GDB) for execut...

Volledige beschrijving

Bewaard in:
Bibliografische gegevens
Hoofdauteur: Isaza-González, José (author)
Andere auteurs: Serrano-Cases, Alejandro (author), Restrepo-Calle, Felipe (author), Cuenca-Asensi, Sergio (author), Martínez-Álvarez, Antonio (author)
Formaat: article
Taal:Spaans
Gepubliceerd in: 2017
Onderwerpen:
Online toegang:http://revistas.utp.ac.pa/index.php/id-tecnologico/article/view/1432
http://ridda2.utp.ac.pa/handle/123456789/1781
Tags: Voeg label toe
Geen labels, Wees de eerste die dit record labelt!
Omschrijving
Samenvatting:This paper presents a fault injection tool and methodology for performing Single-Event-Upsets (SEUs) injection campaigns on Commercial-off-the-shelf (COTS) microprocessors. This method takes advantage of the debug facilities of modern microprocessors along with standard GNU Debugger (GDB) for executing and debugging benchmarks. The developed experiments on real boards, as well as on virtual machines, demonstrate the feasibility and flexibility of the proposal as a low-cost solution for assessing the reliability of COTS microprocessors